Hardware Implementation of Random Number Generators

dc.contributor.authorWijesinghe, W.A.S.
dc.contributor.authorJayananda, M.K.
dc.contributor.authorSonnadara, D.U.J.
dc.date.accessioned2012-12-19T04:57:30Z
dc.date.available2012-12-19T04:57:30Z
dc.date.issued2006
dc.description.abstractRandom numbers are used in a wide variety of applications. True random number generators are slow and expensive for many applications while pseudo random number generators (RNG) suffice for most applications. Although a majority of random number generators have been implemented in software level, increasing demand exists for hardware implementation due to the advent of faster and high density Field Programmable Gate Arrays (FPGA). FPGAs make it possible to implement complex systems, such as numerical calculations, genetic programs, simulation algorithms etc., at hardware level. This paper discusses in detail the hardware implementation of several RNGs and their characteristics. Somewhat complex Cellular Automata based RNGs show slightly improved performance compared to the simplest Linear Feedback Shift Register RNG.
dc.identifier.citationProceedings of the Technical Sessions, Institute of Physics Sri Lanka, 22 (2006) 25-36
dc.identifier.urihttp://archive.cmb.ac.lk/handle/70130/3256
dc.language.isoenen_US
dc.subjectRandom numbers
dc.subjectFPGA
dc.titleHardware Implementation of Random Number Generatorsen_US
dc.typeResearch paperen_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
2006Paper13.pdf
Size:
319.89 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: