Please use this identifier to cite or link to this item:
http://archive.cmb.ac.lk:8080/xmlui/handle/70130/3256
Title: | Hardware Implementation of Random Number Generators |
Authors: | Wijesinghe, W.A.S. Jayananda, M.K. Sonnadara, D.U.J. |
Keywords: | Random numbers FPGA |
Issue Date: | 2006 |
Citation: | Proceedings of the Technical Sessions, Institute of Physics Sri Lanka, 22 (2006) 25-36 |
Abstract: | Random numbers are used in a wide variety of applications. True random number generators are slow and expensive for many applications while pseudo random number generators (RNG) suffice for most applications. Although a majority of random number generators have been implemented in software level, increasing demand exists for hardware implementation due to the advent of faster and high density Field Programmable Gate Arrays (FPGA). FPGAs make it possible to implement complex systems, such as numerical calculations, genetic programs, simulation algorithms etc., at hardware level. This paper discusses in detail the hardware implementation of several RNGs and their characteristics. Somewhat complex Cellular Automata based RNGs show slightly improved performance compared to the simplest Linear Feedback Shift Register RNG. |
URI: | http://archive.cmb.ac.lk:8080/xmlui/handle/70130/3256 |
Appears in Collections: | Department of Physics |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
2006Paper13.pdf | 319.89 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.