Please use this identifier to cite or link to this item: http://archive.cmb.ac.lk:8080/xmlui/handle/70130/237
Full metadata record
DC FieldValueLanguage
dc.contributor.authorWijesinghe, W.A.S.-
dc.contributor.authorJayananda, M.K.-
dc.contributor.authorSonnadara, D.U.J.-
dc.date.accessioned2011-10-05T09:54:31Z-
dc.date.available2011-10-05T09:54:31Z-
dc.date.issued2011-
dc.identifier.citationJournal of National Science Foundation, 39 3 (2011) 261-266-
dc.identifier.urihttp://archive.cmb.ac.lk:8080/xmlui/handle/70130/237-
dc.description.abstractThis paper describes a simple microprocessor developed using a complex programmable logic device (CPLD), with an instruction set optimized for data acquisition applications. The processor encompasses a tiny instruction set having only the instructions required in data acquisition applications. Due to optimization of the features, it was possible to fit both the CPU and the programme memory in the 36 macrocell Xilinx XC9536XL CPLD. The designing of the CPU was carried out using the hardware description language VHDL. The reconfigurability of the CPLD using VHDL enables the change of features of the CPU, including the instruction set, to suit user requirements. An example data acquisition system implemented using this CPU is also discussed.en_US
dc.language.isoenen_US
dc.subjectreconfigurableen_US
dc.subjectmicroprocessoren_US
dc.subject36 macrocell CPLDen_US
dc.titleA simple reconfigurable microprocessor in a 36 macrocell CPLDen_US
dc.typeResearch abstracten_US
Appears in Collections:Department of Physics

Files in This Item:
File Description SizeFormat 
Abstract 25.doc58.5 kBMicrosoft WordView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.