Please use this identifier to cite or link to this item:
Title: A simple reconfigurable microprocessor in a 36 macrocell CPLD
Authors: Wijesinghe, W.A.S.
Jayananda, M.K.
Sonnadara, D.U.J.
Keywords: reconfigurable
36 macrocell CPLD
Issue Date: 2011
Citation: Journal of National Science Foundation, 39 3 (2011) 261-266
Abstract: This paper describes a simple microprocessor developed using a complex programmable logic device (CPLD), with an instruction set optimized for data acquisition applications. The processor encompasses a tiny instruction set having only the instructions required in data acquisition applications. Due to optimization of the features, it was possible to fit both the CPU and the programme memory in the 36 macrocell Xilinx XC9536XL CPLD. The designing of the CPU was carried out using the hardware description language VHDL. The reconfigurability of the CPLD using VHDL enables the change of features of the CPU, including the instruction set, to suit user requirements. An example data acquisition system implemented using this CPU is also discussed.
Appears in Collections:Department of Physics

Files in This Item:
File Description SizeFormat 
Abstract 25.doc58.5 kBMicrosoft WordView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.