Please use this identifier to cite or link to this item:
Title: Performance Evaluation of Multipliers in Reconfigurable Hardware
Authors: Wijesinghe, W.A.S.
Jayananda, M.K.
Sonnadara, D.U.J.
Keywords: Performance Evaluation
Reconfigurable Hardware
Issue Date: 2008
Citation: Journal of National Science Foundation, 36 3 (2008) 249-251
Abstract: Hardware multiplier is a critical element in many computing intensive sub-systems that are implemented in Field Programmable Gate Arrays (FPGAs). In this study, performance comparison between several different types of array-based unsigned 8-bit multipliers (both combinational and pipelined) for two types of FPGAs (XC4005XLPC84-3C and XC3S1000FT256-4C Spartan 3) in terms of resource utilization and critical path delays was carried out. For combinational multipliers, the embedded multiplier in the high density Spartan 3 FPGA has the lowest critical path delay. MUX-based Carry Save Array (CSA) multiplier when implemented in the low density XC4005 FPGA, utilized 24% less resources and resulted is 42% improvement in the latency than the standard multiplier available in the hardware description language (VHDL) library. For pipelined multipliers, single stage pipelined multiplier of the same architecture, for the same chip, utilized 18% more resources but produced a 84% improvement in the latency. Thus, to obtain the optimum performance of FPGA hardware in high speed applications, MUX-based pipelined CSA multipliers are recommended.
Appears in Collections:Department of Physics

Files in This Item:
File Description SizeFormat 
Abstract 16.doc58 kBMicrosoft WordView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.